By Janick Bergeron, Eduard Cerny, Alan Hunter, Andy Nightingale
Functional verification is still one of many unmarried greatest demanding situations within the improvement of advanced system-on-chip (SoC) units. regardless of the creation of successive new applied sciences, the distance among layout power and verification self belief keeps to widen. the most important challenge is that those various new applied sciences have resulted in a proliferation of verification aspect instruments, so much with their very own languages and methodologies.
Fortunately, an answer is to hand. SystemVerilog is a unified language that serves either layout and verification engineers through together with RTL layout constructs, assertions and a wealthy set of verification constructs. SystemVerilog is an general that's good supported through a variety of verification instruments and structures. A unmarried language fosters the improvement of a unified simulation-based verification software or platform.
Consolidation of aspect instruments right into a unified platform and convergence to a unified language let the advance of a unified verification method that may be used on a variety of SoC tasks. ARM and Synopsys have labored jointly to outline simply the sort of technique within the Verification method guide for SystemVerilog. This publication relies upon top verification practices through ARM, Synopsys and their customers.
Verification method guide for SystemVerilog is a blueprint for verification good fortune, guiding SoC groups in development a reusable verification atmosphere taking complete benefit of design-for-verification recommendations, constrained-random stimulus new release, coverage-driven verification, formal verification and different complicated applied sciences to aid remedy their present and destiny verification problems.
This publication is suitable for a person focused on the layout or verification of a posh chip or a person who wish to comprehend extra concerning the functions of SystemVerilog. Following the Verification technique guide for SystemVerilog will provide SoC improvement groups and venture managers the arrogance had to tape out a posh layout, safe within the wisdom that the chip will functionality safely within the actual international.